Design of Low Power Preamplifier Latch Based Comparator
نویسنده
چکیده
This paper presents a pre-amplifier latch based CMOS comparator design. This design is premeditated to be used as a comparator window. This design is attractive due to its low power dissipation and speed. Preamplifier implies a cascode structure which stabilizes the output voltage and latch with its regenerative feedback which makes comparison fast along with detection of small difference between the inputs. The design is simulated in 90-nm CMOS technology using Cadence EDA software. This design provides a low power of 55 μW with a speed of 55 MHz and supply voltage of 1.2 V.
منابع مشابه
A Low-Power, High-Resolution, 6MHz Comparator
This paper describes a comparator that uses a gain stage as a preamplifier in the preamplification mode and as a latch in the latch mode. This method effectively reduces the power consumption of the comparator. Using a 1.2um CMOS process and applying offset cancellation to all of the circuit, an offset of less than 100uV at comparison rates up to 6MHz, with only a 130uW power dissipation and 3V...
متن کاملA Comparative Study of Dynamic Latch Comparator
This paper presents the comparison between CMOS dynamic latch comparators. The circuit has been simulated using SPICE tool with 0.35μm technology, supply voltage of 3 V and 3.3 V respectively. The circuits studied and simulated in this paper are Preamplifier dynamic latch circuit that consists of a preamplifier followed by a double regenerative dynamic latch and the Buffered dynamic latch circu...
متن کاملA High-Speed and Low-Offset Dynamic Latch Comparator
Circuit intricacy, speed, low-offset voltage, and resolution are essential factors for high-speed applications like analog-to-digital converters (ADCs). The comparator circuit with preamplifier increases the power dissipation, as it requires higher amount of currents than the latch circuitry. In this research, a novel topology of dynamic latch comparator is illustrated, which is able to provide...
متن کاملDesign and Analysis of Dynamic Comparator with Reduced Power and Delay
The need for low-power and high speed analog-to-digital converters is pushing toward the use of dynamic comparators to maximize speed and power efficiency. In this paper, performances of various types of the dynamic comparators are being compared in terms of speed, delay and power. Based on the presented analysis, a new dynamic comparator is proposed, where the circuit of a conventional compara...
متن کاملImplementation of a Low-kickback-noise Latched Comparator for High-speed Analog-to-digital Designs
In traditional comparators especially for ADCs, one serious problem is the kick back noise, which disturbs the input signal voltages and consequently might cause errors at the outputs of the ADCs. In this paper, we will work on a novel ultra low-power rail-to-rail CMOS latched comparator with very low kickback noise for low to medium speed ADCs. This comparator adopts a preamplifier followed by...
متن کامل